MIPS-CPU Verilog Implementation of a Pipelined MIPS Single Cycle CPU Includes data forwarding feature which heavily optimizes the basic MIPS CPU