Skip to content

feat(1mhz): F_CPU-derived timing + divide-elimination + HSV→RGB LUT + 1MHz-safe ISP clock + CPU_SPEED=1MHz - #158

Closed
livingkurt wants to merge 5 commits into
masterfrom
enable-1mhz
Closed

livingkurt wants to merge 5 commits into
masterfrom
enable-1mhz

Conversation

@livingkurt

Copy link
Copy Markdown
Collaborator

Co-Authored-By: Claude Opus 4.8 noreply@anthropic.com

… 1MHz-safe ISP clock + CPU_SPEED=1MHz

Co-Authored-By: Claude Opus 4.8 <noreply@anthropic.com>
@livingkurt
livingkurt force-pushed the enable-1mhz branch 2 times, most recently from 0dd77ba to fe22e0b Compare June 20, 2026 06:16
F_CPU-derived micros; divide-free HSV->RGB LUT; recurring Timer alarm with no AVR divide/modulo in the per-tick hot path -- a small slip re-anchors to now so beats stay evenly spaced (smooth on hardware), while a large gap (timer suspended in a long menu) realigns to the period grid so menu cadence is preserved; play the pattern across the one-tick toggle state so the blink timer keeps its beat; Makefile 1MHz (-B10 + CPU_SPEED=1000000L). All 506 CLI tests pass; the 6 toggle/lock tests were re-recorded to the corrected (no dropped-tick) cadence.
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Labels

None yet

Projects

None yet

Development

Successfully merging this pull request may close these issues.

1 participant