- 👋 Hi, I’m Warren Jayakumar
- 👀 I’m interested in processor design, computer architecture, generative AI, software optimization, especially for High Performance Computing Applications
- 🌱 I’m currently learning Electronics and Telecommunications Engineering
- 💞️ I’m looking to collaborate on modern processor design and ML related projects
- 📫 How to reach me: Contact me at warrenjayakumar@outlook.com
-
University of Moratuwa
- Colombo
- in/warren-jayakumar
- @WarrenSJK
Highlights
- Pro
Pinned Loading
-
Central-Limit-Order-Book
Central-Limit-Order-Book PublicAn implementation of a Central Limit Order Book in C++
C++ 1
-
API-Apex-Grid/Transformer-Tracker
API-Apex-Grid/Transformer-Tracker PublicA webapp to track maintenance of transformers
-
Image-Processing-Exercises
Image-Processing-Exercises PublicA repository containing various image processing techniques
Jupyter Notebook 1
-
RISCV-Pipelined-Processor
RISCV-Pipelined-Processor PublicAn implementation of a RISCV pipelined processor
SystemVerilog 1
-
RISCV-Single-Cycle-Processor
RISCV-Single-Cycle-Processor PublicThis is an implementation of a single cycle RISC-V CPU.
SystemVerilog 1
-
Photorealistic-Style-Transfer
Photorealistic-Style-Transfer PublicAn implementation of the paper Photorealistic Style Transfer via Wavelet Transforms
Python
If the problem persists, check the GitHub status page or contact support.

