I'm an R&D engineer. I build FPGA, embedded and RF systems for quantum hardware and communications. I hold an MSc in Electrical and Computer Engineering from KAUST and a BSc in Electrical Engineering and Physics (double major, First Honors) from KFUPM.
Pinned Loading
-
rfsoc-qubit-control-survey
rfsoc-qubit-control-survey PublicOpen-source RFSoC controllers for superconducting qubits, compared side by side from their papers and code: QubiC, QICK, FIREQ, RISC-Q, SQ-CARS, QiController
TeX 1
-
fpga-llm-kit
fpga-llm-kit PublicCompress a pretrained LLM with quantization and pruning to fit an FPGA, benchmark what it costs, and check the RTL bit for bit
Python 1
-
coded-msprs
coded-msprs PublicTurbo-equalized rate-2 Multi-Stream Partial Response Signaling: a C++ BER and EXIT simulator on AFF3CT
C++ 1
-
fpga-video-classifier
fpga-video-classifier PublicLive video classification on a PYNQ-Z2: HDMI in, a binarized CNN in the FPGA, HDMI out, on one bitstream
Tcl 1
-
fpga-acoustic-localization
fpga-acoustic-localization PublicAcoustic ranging on three Artix-7 FPGAs: a Zadoff-Chu burst on a 20 kHz carrier, timed by FFT cross-correlation
Verilog 1
-
wireless-seismic-daq
wireless-seismic-daq PublicCable-free seismic recorder, a 2018 KFUPM senior design team project: geophone, 24-bit ADC, Arduino Nanos, XBee
C++ 1
If the problem persists, check the GitHub status page or contact support.