Skip to content

t27b verilog: inout ports and lane sets for ports wider than 64 bits (Closes #10187) - #10188

Merged
gHashTag merged 4 commits into
masterfrom
claude/laughing-albattani-f3084a
Oct 18, 2026
Merged

gHashTag merged 4 commits into
masterfrom
claude/laughing-albattani-f3084a

gen(t27b): regenerate verilog_plan/verilog_emit, seal, ledger row (Re…

16696fe
Select commit
Loading
Failed to load commit list.

Select a check to view from the sidebar