Skip to content

docs(analog): the board regression document names no developer home path #11084

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Merged
gHashTag merged 1 commit into from
Oct 19, 2026
Merged

docs(analog): the board regression document names no developer home path #11084

Changes from all commits
Commits
Show all changes
1 commit
Select commit
File filter

Filter by extension

Filter by extension
Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
2 changes: 1 addition & 1 deletion docs/analog/board-regression-2026-10-19.md
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -11,7 +11,7 @@ What this document does not say: nothing about speed, power or value. The Fmax f
- Source: `origin/master` at `fe14b691f3aa70119dda7b312ecf2e6a80c77937` (the head when the run started). The two specs were not edited; a negative control is the same spec with one literal changed in a working copy, restored with `git checkout` afterwards (`git status` was clean).
- Date and place: 2026-10-19, the owner's Mac (Darwin 25.3.0). Builds 21:43 to 22:04, flash and capture 22:04 to 22:06 (UTC+7).
- `t27b`: built for this run from the same tree, `CARGO_TARGET_DIR=<scratch>/tgt cargo build --release --locked -p t27b` (about 8 minutes on a loaded machine), 3116592 bytes, sha256 `406248007b5646335073f880c05470138a1614b2c780ff78b0abc836c6cf4afd`. An older `t27b` binary from 2026-10-18 22:41 exists in another worktree; it predates several commits to `cli/t27b` and `gen-verilog`, so it was not used.
- Toolchain directory `O=/Users/playom/t27/build/fpga/openxc7`: yosys 0.63 (git 70a11c6bf0e8dd669f56c7da3587f78b405138e2, Homebrew), `$O/np-main/build/nextpnr-xilinx` (Version a0410d5), chipdb `$O/xc7a200tfbg484-2.bin` (md5 `59f828c441e6e6081bfee63ff994660e`), `$O/prjxray/utils/fasm2frames.py` run with `$O/venv/bin/python3` and `PYTHONPATH=$O/prjxray`, `$O/px-main/build/tools/xc7frames2bit`, `openFPGALoader v1.1.1` (Homebrew).
- Toolchain directory `O="$(git rev-parse --git-common-dir)/../build/fpga/openxc7"`: yosys 0.63 (git 70a11c6bf0e8dd669f56c7da3587f78b405138e2, Homebrew), `$O/np-main/build/nextpnr-xilinx` (Version a0410d5), chipdb `$O/xc7a200tfbg484-2.bin` (md5 `59f828c441e6e6081bfee63ff994660e`), `$O/prjxray/utils/fasm2frames.py` run with `$O/venv/bin/python3` and `PYTHONPATH=$O/prjxray`, `$O/px-main/build/tools/xc7frames2bit`, `openFPGALoader v1.1.1` (Homebrew).
- Board and cable: ALINX AX7203, `xc7a200tfbg484-2`. The Digilent HS2 cable (0x0403:0x6014, FT232H) is now on USB bus 001, device 004: `openFPGALoader -c digilent_hs2 --scan-usb` listed `001 004`, and `--detect` read idcode `0x3636093` (xc7a200, artix a7 200t). The earlier runs used `--busdev-num 000:004`; that now answers `unable to open ftdi device: -3 (device not found)`. Flashing therefore used `--busdev-num 001:004`. A second Digilent FTDI device (0x0403:0x6010) is on the bus; it was not used.
- Flashing: SRAM only (`openFPGALoader` without `-f` or `-m`; its output shows `Load SRAM`). No flash memory and no eFUSE was written. The HDMI capture path was not touched.
- Reader: from the terminal tab of the desktop app only; one reader per capture: the port is opened on fd 3, `stty 115200 raw cs8 -cstopb -parenb clocal <&3`, `cat <&3 > <capture> &`, `sleep <s>`, `kill` of that pid, `wait`, `exec 3<&-`; `lsof` showed the port free before every capture (`PORT_BUSY` check) and after every capture (`port released`).
Expand Down
Loading