Skip to content

Port gHashTag/trinity:fpga/rtl/fpga_test_reporter.v (Verilog, 1 module) to specs/port/trinity/fpga/rtl/fpga_test_reporte - #7926

Merged
github-actions[bot] merged 2 commits into
masterfrom
queen-7897
Oct 9, 2026
Merged

github-actions[bot] merged 2 commits into
masterfrom
queen-7897

Conversation

@gHashTag

@gHashTag gHashTag commented Oct 8, 2026

Copy link
Copy Markdown
Owner

Closes #7897

Written by a bee on queen-7897 and published by tools/queen/publish.py. The branch itself is the bee's; the second commit is the coordination entry every pull request must add, which a bee has no way to know about.

1 file changed, 350 insertions(+)

🤖 Generated with Claude Code

Trinity Bee and others added 2 commits October 8, 2026 19:29
…a_test_reporter.t27

The Verilog's always block (original lines 72-112) becomes pure functions:
next_state_idle / next_state_send / next_state walk the case arms, and
should_send / char_to_send / start_tx / char_idx_next model the SEND_RESULT
state machine. get_char keeps the result ROM, blink_next / blink_bit23 keep
the 24-bit blink counter, and the active-low LED decisions move to
led_toggle / led_in_waiting / led_after_send. The uart_tx transmitter
instance (original lines 28-38) is not ported -- wiring one module to
another is plumbing; the .t27 models the character stream that instance
carries through on_comb.

10 tests, 14/14 functions covered; t27c parse and typecheck are clean
and t27c gen-verilog lowers the module.

Closes #7897
A pull request must add exactly one docs/now entry and a bee has no way
to know that: its brief names a boundary file and acceptance criteria,
and docs/now/ is neither. The publisher adds it rather than failing the
gate.

Closes #7897

Co-Authored-By: Claude Opus 5 <noreply@anthropic.com>
@github-actions

github-actions Bot commented Oct 8, 2026

Copy link
Copy Markdown
Contributor

PR Dashboard

Generated at: 2026-10-08 21:05:13 UTC

Summary

Status Count
Total Open PRs 50
PRs with Failing Checks 36
PRs with All Checks Green 14
READY 2
FAILING 36
PENDING 0
NO CHECKS YET 0

These columns do not partition: 2 + 36 + 0 + 0 = 38, and there are 50 open PRs. A PR is being counted twice or not at all.

Seal Status

  • ⚠️ STALE -- sha256(compiler.rs)=3c0ade9e73e4 != manifest seal=87e5cbd3ad94.
    The committed NMSE numbers were certified against an older compiler.rs.
    Run scripts/reseal-check.sh locally for the two-step reseal command (advisory; not a merge gate).

This was referenced Oct 8, 2026
This was referenced Oct 9, 2026
@github-actions
github-actions Bot merged commit b3d27db into master Oct 9, 2026
30 of 31 checks passed
@github-actions
github-actions Bot deleted the queen-7897 branch October 9, 2026 13:51
gHashTag added a commit that referenced this pull request Oct 9, 2026
…8219)

warmup and warmup_t27b (#8182), DSP48E1_mock (#7970), fpga_test_reporter
(#7926) and verdict_key (#8208) each pass in their own PR's
t27b-native-ratchet run. The cap half of #8215 already landed on master
through #8173 and #8174: not_pass 21 = max_not_pass 21.

Co-authored-by: Claude Opus 5.5 <noreply@anthropic.com>
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Labels

bee-reviewed A reviewer bee reviewed and verified this PR at its current head; the only merge signal (#5525)

Projects

None yet

Development

Successfully merging this pull request may close these issues.

Port gHashTag/trinity:fpga/rtl/fpga_test_reporter.v (Verilog, 1 module) to specs/port/trinity/fpga/rtl/fpga_test_reporter.t27

2 participants