Skip to content

Actions: hwspec/chisel-axi-utils

Actions

All workflows

Actions

Loading...
Loading

Showing runs from all workflows
12 workflow runs
12 workflow runs

Filter by Workflow

⌥ + click/return to exclude

Filter by Event

⌥ + click/return to exclude

Filter by Status

⌥ + click/return to exclude

Filter by Branch

⌥ + click/return to exclude

Filter by Actor

⌥ + click/return to exclude
is_fpga attr Continuous Integration #12: Commit 65f8489 pushed by kazutomo
2m 9s main
main
2m 9s
remove IS_FPGA Continuous Integration #11: Commit d0abc5e pushed by kazutomo
2m 5s main
main
2m 5s
keep setup for fpga; child class fills setup if needed Continuous Integration #10: Commit 90f9516 pushed by kazutomo
2m 24s main
main
2m 24s
added IS_FPGA flag for generated fpga test codes Continuous Integration #9: Commit e1c1a7b pushed by kazutomo
2m 9s main
main
2m 9s
added tomli Continuous Integration #8: Commit 05ea012 pushed by kazutomo
2m 17s main
main
2m 17s
init 2nd arg handling Continuous Integration #7: Commit 58f6cd5 pushed by kazutomo
2m 6s main
main
2m 6s
changed FPGA init msg Continuous Integration #6: Commit 4b57307 pushed by kazutomo
2m 9s main
main
2m 9s
changed the param filename to params.json (from PROJ_params.json) Continuous Integration #5: Commit ad47a93 pushed by kazutomo
2m 17s main
main
2m 17s
bridge subclass fix Continuous Integration #4: Commit 996516a pushed by kazutomo
2m 20s main
main
2m 20s
support local bridge class Continuous Integration #3: Commit b11e4c4 pushed by kazutomo
2m 58s main
main
2m 58s
testq testbench fix Continuous Integration #2: Commit 8921d69 pushed by kazutomo
2m 40s main
main
2m 40s
applied combinedReset to local regs Continuous Integration #1: Commit 1dfb9cb pushed by kazutomo
2m 37s main
main
2m 37s