Skip to content
View ichigo-6301's full-sized avatar

Highlights

  • Pro

Block or report ichigo-6301

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don’t include any personal information such as legal names or email addresses. Markdown is supported. This note will only be visible to you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. mrtc-radar-tensor-codec-open mrtc-radar-tensor-codec-open Public

    Bit-exact streaming lossless codec for OFDM/radar tensors with AXI-Stream, Multi-Engine scaling, FPGA OOC and ASIC STA evidence.

    SystemVerilog 1

  2. slvc-dma-open slvc-dma-open Public

    512-bit multi-channel DMA for shared links with channel-aware admission, hybrid buffering, CDC backends and FPGA/ASIC evidence.

    Verilog 1

  3. npc-riscv-open npc-riscv-open Public

    Three RV32 CPU profiles: 5-stage performance, Sv32/Linux system, and 2-wide OoO, with Verilator/NEMU verification and Nangate45 academic ASIC evidence.

    SystemVerilog 1