Skip to content
Merged
Show file tree
Hide file tree
Changes from all commits
Commits
Show all changes
45 commits
Select commit Hold shift + click to select a range
37b3a34
Add the v0.1 plan and the amended design-brief handoff
claude Jul 23, 2026
a5a727a
Add the M1 skeleton: build, substrate, style, CI
claude Jul 23, 2026
bfb8eb6
Add M2: design spike, profiles, schedule, and phase tables
claude Jul 23, 2026
5a2ee3f
Refresh the profile doc table to the post-normalization measurements
claude Jul 23, 2026
89c7eba
Apply clang-format reflow the pre-commit hook produced post-staging
claude Jul 23, 2026
b8bad2e
Add M3: the streaming converter, pinned to scipy sample-for-sample
claude Jul 23, 2026
d93c0d5
Deduplicate the tests include-dir line
claude Jul 23, 2026
29223e9
Add M4: fixed-point converters and their parity battery
claude Jul 23, 2026
15061f4
Add M5: the golden cross-validation against SampleRateTap
claude Jul 23, 2026
4ee4c4c
Add M6: bluetooth_bridge, the C ABI, and the demo notebook — v0.1
claude Jul 23, 2026
9354dac
Ignore __pycache__ and drop a committed .pyc
claude Jul 23, 2026
454671a
Mark the SampleRateTap dev headers as SYSTEM includes
claude Jul 23, 2026
c89e674
M7a: embedded CI matrix + instruction-count ratchet (M33/M55/Hexagon)
claude Jul 24, 2026
240fb38
M7b: superblock codegen — the process() hot path as a register walk
claude Jul 24, 2026
ebae70c
M7c: commit the trip counts — constexpr profiles, compile-time dot le…
claude Jul 24, 2026
0ae08ad
M7d: symmetry storage halving — ceil(L/2) stored rows, mirrored dots
claude Jul 24, 2026
2138c05
Re-pin dsptap to the merged main commit
claude Jul 24, 2026
14e7cd6
v0.2: wrap the M7 codegen campaign
claude Jul 24, 2026
8ff36d6
Add the shared pull-request template (taphouse sync)
claude Jul 27, 2026
a808a0f
Bump the DspTap pin to 28a34a1
claude Jul 28, 2026
bbcfb87
Compile the C ABI in CI so the verification layer cannot rot
claude Jul 28, 2026
4b4bc08
Fix the audit findings: create-path leak, pull() contract, doc rot, C…
claude Aug 6, 2026
af369bf
v0.3: re-pin the profile ladder — economy at 18 kHz, balanced keeps 19
claude Aug 7, 2026
9139032
Add super_economy: the 16 kHz voice/comms tier
claude Aug 7, 2026
7dd3ae7
Add the profile-ladder comparison notebook
claude Aug 7, 2026
879dcbd
Re-record icount baselines for the v0.3 profile ladder
claude Aug 7, 2026
cf5a4a2
Dedup CI: one surviving run per head SHA across push and pull_request
claude Aug 7, 2026
f9bd873
CI dedup, take two: branch-filter push instead of SHA-keyed cancellation
claude Aug 7, 2026
1c3ef7e
Bump DspTap to 0eb09fa and SampleRateTap to 2b4dff1; re-record icount
claude Sep 26, 2026
6f91664
Harden the ratchet and CI so the migration gates have data to read
claude Sep 27, 2026
f065144
Re-record Hexagon icount baselines under the isolated harness
claude Sep 27, 2026
7211dcc
Pin the notebook environment and re-execute every notebook
claude Sep 27, 2026
654659e
Re-pin the SampleRateTap test dependency to its post-step-P main
claude Sep 27, 2026
bb9f8fc
Add monorepo migration plan for the tap::sr family (draft for review)
claude Sep 26, 2026
3f61daa
Revise the monorepo plan after adversarial audit (v2)
claude Sep 26, 2026
8d241b0
Record plan decisions on naming, versioning and licensing (v2.1)
claude Sep 26, 2026
b805c01
Revise the monorepo plan after the second audit round (v3)
claude Sep 27, 2026
0939dd3
Rename the planned engines to bridge and rational (plan v3.1)
claude Sep 27, 2026
f2b7d04
Step 0: freeze the tips and commit the migration snapshot
claude Sep 27, 2026
a16d499
Move SampleRateTap's engine under async/ (migration step 1a)
claude Sep 28, 2026
269bbf7
Import RatioTap's history under bridge/ (migration step 1b)
claude Sep 28, 2026
5f67697
Build glue and path fix-ups for the two-engine tree (migration step 1c)
claude Sep 28, 2026
e2d2381
Restore scripts/tidy.sh to the TapHouse canonical copy
claude Sep 28, 2026
a2d7eb4
gates.py: print the unreached entries when G12's --follow check fails
claude Sep 28, 2026
5297394
gates.py: compare G12 log entries by epoch, not by ISO text
claude Sep 28, 2026
File filter

Filter by extension

Filter by extension


Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
7 changes: 5 additions & 2 deletions .github/workflows/book-pages.yml
Original file line number Diff line number Diff line change
Expand Up @@ -13,9 +13,12 @@ on:
paths:
- "book/**"
- "docs/**"
- "include/**"
- "async/include/**"
- "bridge/include/**"
- "async/README.md"
- "async/tests/**"
- "async/capi/**"
- "platform/**"
- "tests/support/**"
- "tools/**"
- "cmake/**"
- ".github/workflows/book-pages.yml"
Expand Down
4 changes: 3 additions & 1 deletion .github/workflows/ci-arm64.yml
Original file line number Diff line number Diff line change
Expand Up @@ -35,8 +35,10 @@ jobs:
- name: Build
run: cmake --build build -j 4

# The async engine's suite, as before the monorepo import; the root
# also builds the bridge engine, which this workflow does not target.
- name: Full test suite
run: ctest --test-dir build --output-on-failure --no-tests=error
run: ctest --test-dir build --output-on-failure --no-tests=error -L '^async$'

# The ring stress under TSan on weakly-ordered silicon is the point
# of this workflow: run it several times for schedule diversity.
Expand Down
Loading
Loading