A simple way to use high level languages (cpp, python, java) to verify SystemVerilog projects. It uses txt files to act as an interface between the two languages to allow for simplistic debugging.
-
Updated
Aug 13, 2026 - SystemVerilog