Skip to content

Add a repro test for net labels placed inside chip bodies#656

Open
abdalraof-albarbar wants to merge 1 commit into
tscircuit:mainfrom
abdalraof-albarbar:repro/net-label-inside-chip
Open

Add a repro test for net labels placed inside chip bodies#656
abdalraof-albarbar wants to merge 1 commit into
tscircuit:mainfrom
abdalraof-albarbar:repro/net-label-inside-chip

Conversation

@abdalraof-albarbar

@abdalraof-albarbar abdalraof-albarbar commented Jul 10, 2026

Copy link
Copy Markdown
Contributor

Repro for #655.

bug-report-20260707T230831Z ends up with four net labels (VIN, VOUT, PG, U1.FB to R2.pin1) placed fully inside chip bodies, so they render behind the component and are illegible. NetLabelNetLabelCollisionSolver only relocates labels that overlap another label, so a label sitting inside a chip is never checked against chips or moved out.

In bug-report-20260707T230831Z the final placement leaves four net labels
(VIN, VOUT, PG and "U1.FB to R2.pin1") fully inside chip bodies, where they
render behind the component and are illegible. NetLabelNetLabelCollisionSolver
only relocates a label when it overlaps another label, so a label that sits
inside a chip without also colliding with a label is never checked against
chips or moved out.

Marked test.failing so CI stays green until the placement is fixed.

Co-authored-by: abdalrouf-AAA <236259618+technologyet31-create@users.noreply.github.com>
@vercel

vercel Bot commented Jul 10, 2026

Copy link
Copy Markdown

The latest updates on your projects. Learn more about Vercel for GitHub.

Project Deployment Actions Updated (UTC)
schematic-trace-solver Ready Ready Preview, Comment Jul 10, 2026 8:20pm

Request Review

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Labels

None yet

Projects

None yet

Development

Successfully merging this pull request may close these issues.

1 participant