Merge origin/master into t27o/csr-map-p2 (Closes #11235)

45fd7d7

Select commit

Loading

Failed to load commit list.

Uh oh!

There was an error while loading. Please reload this page.

GitGuardian

GitGuardian Security Checks

Wasm Explorer on: push 6

build-and-test

Issue Gate on: pull_request_target 2

check-linked-issue

PR budget (at most 20 open ready PRs per author; the excess waits as a draft) on: pull_request_target 3

budget

Damage Negatives on: pull_request 2

Damage negatives (false-positive fixtures)

PR Dashboard on: pull_request 1

pr-dashboard

cli-tri on: pull_request 3

cli-tri

Harness scratch directories on: pull_request 2

No test binary shares one scratch directory

Orphaned modules on: pull_request 2

Every source file is reachable from its crate root

Duplicate Body Ratchet on: pull_request 6

duplicate-bodies

Spec Parse Ratchet on: pull_request 2

parse-ratchet

Conflict Markers on: pull_request 2

Conflict markers (no unresolved merges)

Emit Bit-Exact Gate (CI-02) on: pull_request 2

emit-bitexact

Documented Commands on: pull_request 2

Documented t27c subcommands exist

Own Language on: pull_request 1

own-language

Wasm Explorer on: pull_request 6

build-and-test

Fix Carries Source on: pull_request 1

fix-carries-source

Corpus Ratchet on: pull_request 2

Corpus ratchet (expected-failure ledger)

Schema Validation on: pull_request 2

validate

Bootstrap Test Ratchet on: pull_request 3

test-ratchet

Untrusted Input Gate on: pull_request 1

untrusted-input

t27b native on: pull_request 6

t27b-native-linux

t27b-native-macos

t27b-native-ratchet

Gate Topology on: pull_request 4

gate-topology

claw-t27f

claw-sarif

claw-suggest

claw-merge

claw-batch

Withdrawn Number Gate on: pull_request 2

withdrawn-live

Verilog Widths on: pull_request 3

Verilog widths (absurd-width ledger)

PHI Loop CI on: pull_request 1

phi-loop-check

Spec Guards on: pull_request 11

spec-guards

FPGA E2E Build on: pull_request 14

fpga-smoke

fpga-lint (read_verilog + hierarchy)

fpga-synthesis

fpga-synthesis-arty

fpga-formal

fpga-conformance

fpga-bitstream

fpga-report

Seal Coverage on: pull_request 2

coverage

secret-scan on: pull_request 2

scan

gitleaks

L1 TRACEABILITY Check on: pull_request 3

Check L1 TRACEABILITY

L1 Traceability Summary

PR budget (at most 20 open ready PRs per author; the excess waits as a draft) on: pull_request_target 3

budget

PR budget (at most 20 open ready PRs per author; the excess waits as a draft) on: pull_request_target 3

budget

Merge origin/master into t27o/csr-map-p2 (Closes #11235)

Uh oh!

Select a check to view from the sidebar