Repository navigation

Port fpga/verilog/gft_dup_jtag.v (Verilog, 1 module) to specs/port/fpga/verilog/gft_dup_jtag.t27 - #7612

Open

gHashTag wants to merge 4 commits into

Open

Port fpga/verilog/gft_dup_jtag.v (Verilog, 1 module) to specs/port/fpga/verilog/gft_dup_jtag.t27#7612
gHashTag wants to merge 4 commits into
masterfrom
queen-5222

Select a check to view from the sidebar