Repository navigation
Port fpga/verilog/gft_dup_jtag.v (Verilog, 1 module) to specs/port/fpga/verilog/gft_dup_jtag.t27 - #7612
Open
gHashTag wants to merge 4 commits into
Open
Port fpga/verilog/gft_dup_jtag.v (Verilog, 1 module) to specs/port/fpga/verilog/gft_dup_jtag.t27#7612gHashTag wants to merge 4 commits into
gHashTag wants to merge 4 commits into
Commits
Commits on Oct 12, 2026
- authored andcommitted
- authored andcommitted
- andcommitted
- andcommitted
